黄金会员
主题
回帖0
积分6927
阅读权限40
注册时间2013-6-5
最后登录1970-1-1
在线时间 小时
|
1 Configuration Jumpers
The TI TUSB8040 REV B EVM has several jumpers that facilitate configuration changes. Changing these
jumpers without a complete understanding of the result is not recommended. In no instance should a
jumper be removed or changed while the EVM is powered. Please refer to the EVM schematic included in
Appendix B. The jumper definitions are as follows, with the standard setting in parenthesis:
1. 配置用的跳针。
TI TUSB8040 REV B EVM 有几个跳针用于方便使用者进行配置的变更。当没有完全理解操作结果的时候不推荐改变跳线配置。任何时候都不要带电操作。有需要时请参考附录B的电路图。
下面是跳针的定义,括号中为标准配置:
JP1(2,3) Full Power Management Jumper—Standard setting: full power management is enabled when
the jumper is placed on pins 2 and 3 at power-on reset. Pin 2 also acts as the interface for the
SMBA1 signal when a SMBus host is connected to the TUSB8040. The TUSB8040 has an internal
pull up on this terminal, so the TUSB8040 actually defaults to a non full power management state
which is the lowest cost implementation with no active downstream port switching. Removing the
jumper enables the default mode.
这个 Full power 不大会翻译,就按“满功耗”来翻吧。
JP1(2,3) 满功耗管理跳针——标准设置:当上电复位时跳针 2 3 脚短接则启动率管理。
如果SMBus主机连接到TUSB8040时,2针还作为SMBA1信号的接口。
由于TUSB8040在此端子上有内部上拉,所以TUSB8040实际上默认是不使用满功耗管理,从而在没有活动的下游端口时保持最低的功耗。去掉跳线连接将会开启默认模式。
JP2(np) SMBUSz Jumper—Standard setting: not populated, I2C interface mode is enabled via the
internal pull-up resistor at power-on reset. If the jumper is placed on pins 2 and 3 at power-on reset,
SMBUS mode is enabled.
JP2(np) SMBUSz 跳针——标准设置:无。I2C接口模式通过内部上拉电阻进行开启。如果跳针 2 3 脚在上电复位时短接,则开启SMBUS模式。
JP3(np) Battery Charging Jumper—Standard setting: not populated, battery charging is disabled via the
internal pull-down resistor. If the jumper is placed on pins 1 and 2, battery charging on the
downstream ports is enabled. This signal also acts at the active low power enable/disable for the
downstream port power switches.
JP3(np) 电池充电跳针——标准设置:无。电池充电通过内部的下拉电阻进行禁用。如果接通 1 2 跳针,则下游端口开启电池充电。此信号也为下游端口的电源开关充当低功耗的激活的使能。
JP4(np) Serial Clock Jumper—Standard setting: not populated, the internal pull-down resistor indicates
that no EEPROM is attached. A pull up resistor is connected to the serial clock terminal to indicate
that an I2C EEPROM is attached. Pin 2 also acts as the interface for the SMBCLK signal when a
SMBus host is connected to the TUSB8040.
JP4(np) 串行时钟跳针——标准设置:无。内部的下拉电阻标示没有连接 EEPROM。如果给串行时钟端子接一个上拉电阻则表示连接了I2C EEPROM。
当 SMBus 主机连接到 TUSB8040 时,2 脚同时也也作为 SMBCLK 信号的接口。
JP5(np) Serial Data Jumper—Standard setting: not populated, the internal pull-down resistor indicates
that no EEPROM is attached. A pull up resistor is connected to the serial clock terminal to indicate
that an I2C EEPROM is attached. Pin 2 also acts as the interface for the SMBDAT signal when a
SMBus host is connected to the TUSB8040. The SDA_SMBDAT terminal of production TUSB8040
will be sampled at the deassertion of reset to determine if the USB 3.0 SuperSpeed low power
states U1 and U2 are disabled. If SDA_SMBDAT is high, U1 and U2 low power states are disabled.
If SDA_SMBDAT is low, U1 and U2 low power states are enabled. If the optional EEPROM or
SMBUS is implemented, the value of the u1u2Disable bit of the Device Configuration Register
determines if the low power state U1 and U2 are enabled.
JP5(np) 串委数据跳针——标准标准设置:无。……(这前面一段与上面一样的内容略过)。当 SMBus 主机连接到 TUSB8040 时,2 脚同时也也作为 SMBDAT 信号的接口。
TUSB8040 的 SDA_SMBDAT 引脚会对复位进行采样来确定 USB3.0 高速接口的低功耗状态 U1 和 U2 是否是禁用的。如果 SDA_SMBDAT 是高电位,则表示 U1 和 U2 低功耗状态是禁用的;反之则启用。
如果可选的 EEPROM 或 SMBUS 有安装启用,则由“设备配置寄存器”的 u1u2Disable 位来决定低功耗状态 U1 U2 是否启用。
JP7(1,2) Power On Jumper—Standard setting: downstream power management is controlled by the
PWRON0z_BATEN output of the TUSB8040. If the jumper is placed on pins 2 and 3, downstream
port power is always enabled. The always enabled mode should be used when the Full Power
Management setting is disabled by the removal of JP1 from pins 2 and 3.
JP7(1,2) 上电跳针——标准设置:下游的电源管理由 TUSB8040 的 PWRON0z_BATEN 输出来控制。如果 2 3 脚跳针短接,则表示下游端口的电源“总是开启”。
当 JP 的 2 3 脚没有短接时,即满功耗管理设置被禁用,此时应该使用“总是开启”模式。
JP8(1,2) 5-V Source Jumper—Standard setting: board 5 V is sourced from the provided 5-V, 4-A DC
wall power input. The ability to source board 5 V from upstream VBUS by placing the jumper on
pins 2 and 3 is a lab test option only, the TUSB8040 does not support bus power operation.
JP8(1,2) 5V 电源跳针——标准设置:板子的5V电源由 5V/4A DC 电源输入引入。通过短接 2 3 脚配置板子从上游的 VBUS 引入电源,当然,这只是试验才使用的功能,TUSB8040不支持总线电源操作。 |
|